Skip to Main content Skip to Navigation
Conference papers

Build Your Own Static WCET analyser: the Case of the Automotive Processor AURIX TC275

Abstract : Static Analysis (SA) is one of the solutions to estimate upper bounds of Worst Case Execution Times (WCET). It relies on a set of mathematical techniques, such as IPET (Implicit Path Enumeration Technique), and abstract interpretation based on Circular Linear Progressions, whose implementation partially depends on the target processor. This paper shows how an industrial end-user can develop a static WCET analyser for a specific processor target thanks to the built-in components and the modularity of the OTAWA WCET analysis framework. It points out the main difficulties that have been encountered, and gives an estimation of the development effort and of the accuracy of the results. In this paper, the approach is applied on the Infineon AURIX TC275 microcontroller.
Complete list of metadata

Cited literature [25 references]  Display  Hide  Download
Contributor : Eric Jenn Connect in order to contact the contributor
Submitted on : Thursday, March 12, 2020 - 5:50:51 PM
Last modification on : Wednesday, November 3, 2021 - 6:52:58 AM
Long-term archiving on: : Saturday, June 13, 2020 - 5:56:28 PM


2019_Sun_Build Your Own Static...
Files produced by the author(s)


  • HAL Id : hal-02507130, version 1


Wei-Tsun Sun, Eric Jenn, Hugues Cassé. Build Your Own Static WCET analyser: the Case of the Automotive Processor AURIX TC275. 10th European Congress on Embedded Real Time Software and Systems (ERTS 2020), Jan 2020, Toulouse, France. ⟨hal-02507130⟩



Record views


Files downloads